Low-Power Multiplier-Less VLSI Design and Implementation of Linear Convolution Using Vedic Mathematics
2025 Devices for Integrated Circuit (DevIC)（2025）
Key words
Linear Convolution,Pipelining,Low Power,Vedic Mathematics,VLSI
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined