Bit-Sparsity Aware Acceleration with Compact CSD Code on Generic Matrix Multiplication
IEEE TRANSACTIONS ON COMPUTERS（2025）
关键词
Encoding,Vectors,Accuracy,Codes,System-on-chip,Computers,Transformers,Throughput,Hamming weight,Software,Bit-level sparsity,canonical signed digit,hardware acceleration,floating point,matrix multiplication
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要