High-Speed Wireline Links Part I: Modeling
IEEE Open Journal of the Solid-State Circuits Society(2024)
Abstract
In a wireline link, we wish to model a wide variety of architectures and optimize their parameters such as the FFE and DFE tap coefficients, CTLE frequency response, termination impedances, and possibly MLSE parameters, for a given channel and within a given set of constraints as dictated by the application requirements so as to minimize the link’s bit error rate. The modulation can be any of the PAM signaling schemes such as NRZ or 4-PAM. To this end, we first model a general link architecture in Part I, and then optimize the link parameters in Part II.
MoreTranslated text
Key words
Channel Attenuation,Link Modeling,Link Optimization,Receiver,Transmitter,Wireline,Short-Reach,Long-Reach,Performance Assessment,Bit Error Rate
AI Read Science
Must-Reading Tree
Example
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined