A 0.96pJ/SOP, 30.23K-neuron/mm^2 Heterogeneous Neuromorphic Chip With Fullerene-like Interconnection Topology for Edge-AI Computing
arxiv(2024)
Abstract
Edge-AI computing requires high energy efficiency, low power consumption, and
relatively high flexibility and compact area, challenging the AI-chip design.
This work presents a 0.96 pJ/SOP heterogeneous neuromorphic system-on-chip
(SoC) with fullerene-like interconnection topology for edge-AI computing. The
neuromorphic core integrates different technologies to augment computing energy
efficiency, including sparse computing, partial membrane potential updates, and
non-uniform weight quantization. Multiple neuromorphic cores and multi-mode
routers form a fullerene-like network-on-chip (NoC). The average degree of
communication nodes exceeds traditional topologies by 32
degree variance of 0.93, allowing advanced decentralized on-chip communication.
Additionally, the NoC can be scaled up through extended off-chip high-level
router nodes. A RISC-V CPU and a neuromorphic processor are tightly coupled and
fabricated within a 5.42 mm^2 die area under 55 nm CMOS technology. The chip
has a low power density of 0.52 mW/mm^2, reducing 67.5
works, and achieves a high neuron density of 30.23 K/mm^2. Eventually, the chip
is demonstrated to be effective on different datasets and achieves 0.96 pJ/SOP
energy efficiency.
MoreTranslated text
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined