Charge-based Sense Demonstration in 1T-1C HZO FeRAM Arrays to Overcome CBL -induced Bank Size Limitations
2024 IEEE International Memory Workshop (IMW)(2024)
Abstract
In this paper, we propose a new charge-based sensing scheme for read operation in ferroelectric random access memory (FeRAM) arrays. Experimental demonstration on 16kbit up to 256kbit Hf
x
Zr
1-x
O
2
(HZO)-based one transistor - one capacitor (1T-1C) FeRAM arrays reveals that this capacitive trans-impedance amplifier (CTIA)-based sensing has several key advantages over conventional voltage-based sense amplifiers (SA). The major benefits of this innovation are i) a median memory window (MW) as large as 1000mV which is ii) quasi-independent of array size, overcoming the well-known MW closure with bitline capacitance (C
BL
) increase observed in FeRAM arrays with conventional voltage-based sense. This new sensing scheme is expected to be of most importance for large HZO FeRAM arrays integrated at advanced nodes, as it enables to increase memory bank size.
MoreTranslated text
Key words
FeCap,FeRAM,FRAM,sense amplifier,CTIA
AI Read Science
Must-Reading Tree
Example
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined