A novel test structure with two active areas for eNVM reliability studies

2024 IEEE 36th International Conference on Microelectronic Test Structures (ICMTS)(2024)

引用 0|浏览5
暂无评分
摘要
This paper presents a test structure with a poly floating gate shared on two actives areas. Programming and erase can be split toward these two regions with a specific arsenic implantation. The aim is to study the tunnel oxide degradation and the injection efficiency of embedded charge storage memory cells.
更多
查看译文
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要