Smart Write Algorithm to Enhance Performances and Reliability of an RRAM Macro
IEEE JOURNAL OF SOLID-STATE CIRCUITS(2024)
摘要
This article presents a comprehensive assessment of the impact of various design assist techniques on the inherent performance and reliability of native resistive RAM (RRAM) on silicon. The collaborative optimization of design and technology plays a crucial role in replacing conventional flash memory as the leading solution. We showcase that employing read-before-write, current-limitation, and write-termination techniques results in reductions of power consumption during programming operations by 47%, 56%, and 13%, respectively. Through their combination with write verification and error correction code mechanisms, these enhancements collectively achieve an 83% reduction in energy consumption and a notable 55% decrease in access time. These advancements are made possible by the introduction of a novel smart write algorithm (SWA). Leveraging a representative 128-kb RRAM macro implemented in 130-nm CMOS technology, this study significantly contributes to the feasible integration of RRAM for embedded applications. The experimental assessments on silicon validate the increased reliability, with a demonstrated 28.1-mu A read margin after undergoing 1 million cycles without encountering any read errors, maintaining a bit error rate (BER) below 10(-7) .
更多查看译文
关键词
Adaptive and reconfigurable systems,error correction code (ECC),non-volatile memory,smart algorithm,variant-tolerant
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要