Warpage Control Method in Fan-Out Wafer Level Packaging with Rectangular Chips

Zhenghan Yan,Cheng Zhong, Pengcheng Jiang, Chi Ma, Shuang Liu, Dan Zeng,Hong Wang, Zhengxun Hu,Rong Sun

2023 24th International Conference on Electronic Packaging Technology (ICEPT)(2023)

引用 0|浏览0
暂无评分
摘要
Fan-out wafer level packaging (FOWLP) is an enhancement of general wafer-level packaging developed to provide a solution for devices requiring a higher integration level and a greater number of external contacts. Compared to traditional packaging, FOWLP has strong advantages in packaging thickness, manufacturing costs, power consumption, and signal integrity. Considering the technical advantages and market forecast of FOWLP, it has the potential to become a preferred packaging technology for the next generation of portable mobile device chips. However, due to the influence of geometry structure or material distribution, there may be some differences in bending stiffness in different directions of the wafer, resulting in asymmetric warpage, which is also known as warpage bifurcating behavior. In addition, in fan-out packaging, most of the silicon chips are rectangular, i.e., the length and width of which are different, which will inevitably lead to serious asymmetric warpage after the process of the reconstituted wafer. Therefore, to reduce or even avoid the influence of asymmetric warpage in FOWLP, it is necessary to analyze the evolution of asymmetric warpage, explore the reasons for asymmetric warpage, and propose reasonable warpage control methods.In this paper, the asymmetric warpage process of the reconstituted wafer caused by package structure is analyzed by finite element analysis (FEA) and experiential verification, and the reasons of asymmetric warpage are explained in detail. Keeping the fan-out ratio, two warpage control methods are proposed by optimizing the chip layout, namely "dummy replacement method" and "interval arrangement method". Compared with the traditional layout method, the "dummy replacement method" can effectively improve the warpage morphology and reduce the warpage value. At room temperature, the warpage value decreased by 34.9%, but obvious asymmetric warpage still happens after debonding. The "interval arrangement method" shows a better result on warpage morphology, and maintains a relatively uniform warpage distribution after debonding, the warpage value decreases up to 47.3%.
更多
查看译文
关键词
fan-out wafer level packaging (FOWLP),asymmetric warpage,finite element analysis (FEA),layout
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要