RISC-V based SoC Platform for Neural Network Acceleration

2024 Argentine Conference on Electronics (CAE)(2024)

引用 0|浏览0
暂无评分
摘要
The increasing demand of intelligent devices on re-source constrained platforms requires neuromorphic accelerators that can compute several and complex operations while being low power and energy efficient. Symmetric Simplicial operations have compact and low power hardware implementations, making them promising solution to the trade-off between energy efficiency and computational power. This paper presents DIGINEURON V2, the latest System on Chip (SoC) fabricated within the internal research project DIGINEURON that works as a testbed for Neuromorphic Deep Neural Network cores. DIGINEURON V2 is a 1.25x1.25 mm 2 chip in TSMC 65nm CMOS technology, and presents an AMBA AHB 64-bit bus, an open source RISC-V 32-bit processor, and 32KB SRAM, among other peripherals such as interfaces, DMA controller, and an improved version of the Channel-wise Symmetric Simplicial (SymSim) accelerator. This new iteration achieves better power/energy efficiency compared to the previous prototype because of clock gating techniques, the new peripherals and improved SymSim engine.
更多
查看译文
关键词
Neuromorphic Computing,Neural Network Ac-celerators,Digital Architectures
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要