A 6-Ghz 78-Fs $_{\mathrm{rms}}$ Double-Sampling PLL with Low-Ripple Bootstrapped DSPD and Retimer-Less MMD Achieving $-$ 92-Dbc Reference Spur and $-$ 258-Db FOM

Hongyu Ren,Zunsong Yang,Yunbo Huang,Chaoping Feng, Tianle Chen,Xinming Zhang,Xianghe Meng,Weiwei Yan, Weidong Zhang,Tetsuya Iizuka,Yong Chen,Pui-In Mak,Zhengsheng Han,Bo Li

IEEE MICROWAVE AND WIRELESS TECHNOLOGY LETTERS（2024）

引用 2|浏览31

关键词

Phase locked loops,Voltage-controlled oscillators,Jitter,Clocks,Wireless communication,Transistors,Prototypes,Double sampling (DS),figure of merit (FOM),frequency synthesizer,low jitter,low power,low spur,phase detector (PD),phase-locked loop (PLL),phase noise (PN),reference sampling (RS),subsampling (SS),type-I

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要