A parallel compensated Horner scheme for SIMD architecture

Stef Graillat, Youness Ibrahimy, Clothilde Jeangoudoux,Christoph Lauter

2023 IEEE 30TH SYMPOSIUM ON COMPUTER ARITHMETIC, ARITH 2023(2023)

引用 0|浏览1
暂无评分
摘要
A parallel algorithm for accurate polynomial evaluation is proposed for SIMD architectures. This is a parallelized version of the compensated Horner scheme using error-free transformations. The proposed parallel algorithm in this paper is fast and is designed to achieve a result as if computed in twice the working precision and then rounded to the working precision. Numerical results are presented showing the performance of this new parallel algorithm.
更多
查看译文
关键词
polynomial evaluation,compensated algorithms,error-free transformations,Horner scheme,rounding errors,parallel algorithms,SIMD,AVX
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要