Modeling methodology for multi-die chip design based on gem5/SystemC co-simulation
Proceedings of the 16th Workshop on Rapid Simulation and Performance Evaluation for Design(2024)
AI Read Science
Must-Reading Tree
Example
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined