A Design Framework for Hardware-Efficient Logarithmic Floating-Point Multipliers
IEEE Trans Emerg Top Comput（2024）
Key words
Hardware,Standards,Transform coding,Training,Costs,Artificial neural networks,Image coding,Floating-point multiplier,logarithmic multiplier,neural networks,JPEG compression,error tolerance,approximate computing,approximate multiplier
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined