A Physical Charge-Based Analytical Threshold Voltage Model for Cryogenic CMOS Design
IEEE Journal of the Electron Devices Society(2024)
摘要
This paper proposes a physical charge-based analytical MOSFET threshold voltage model that explicitly incorporates interface-trapped charges which have been identified as playing a dominant role in defining threshold voltage trends in deep cryogenic temperatures. The model retains standard threshold voltage definition by various charges across the MOSFET capacitor while being analytical in its form, therefore, suitable for cryogenic CMOS VLSI design. Consequently, a model covering each and all above characteristics is proposed for the first time. Excellent fit between the model and measurement data from 180-nm bulk foundry devices is shown from room temperature to 4 K.
更多查看译文
关键词
bulk CMOS,threshold voltage,cryogenic,analytical,compact,universal,model,interface traps
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要