A High Speed, Low Power and Low Phase Noise Divider for Wideband Application.

2023 IEEE 15th International Conference on ASIC (ASICON)（2023）

引用 0|浏览1

暂无评分

摘要

A low phase noise frequency divider is applied accompany with 2 stages of buffer for wideband application in this paper. With cross coupled inverter in it, this divider could generate quadrature phases and criticize the phase mismatch coming from input signal. Implemented in 28nm CMOS, the clock chain has locking range from 400MHz to 20GHz, and criticizes the phase error from 10° to 1.4°.

查看译文

关键词

Injection-Locked,frequency divider,wide locking range,phase error correction

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要