A 1.6 GS/s 42.6-dB SNDR Synthesis Friendly Time-Interleaved SAR ADC Using Metastability Detection and Escape Acceleration Technique
IEEE Transactions on Circuits and Systems II: Express Briefs(2023)
摘要
This paper proposes a metastability detection and escape acceleration (MDEA) technique to enhance the bandwidth and lower the switching power of successive-approximation register (SAR) analog-to-digital converters (ADCs). It is implemented as an AC-coupling switched-capacitor latch (ACC-SCL) and applied to an 8-bit 4-channel time-interleaved SAR ADC, whose layout is synthesized automatically. The ADC has been fabricated in a 28-nm CMOS process, and the measurement results show that it achieves 1.6 GS/s, a 42.6-dB signal-to-noise-and-distortion ratio (SNDR) at Nyquist input, and dissipates 3.22 mW from 1.0 V power supply. The comparative experiments indicate that the MDEA technique reduces the switching power of the capacitor array from 1.20 mW to 0.95 mW, and improves the effective resolution bandwidth from 0.6 GHz to 0.8 GHz.
更多查看译文
关键词
Synthesis friendly ADC,high bandwidth,metastability,MDEA,ACC-SCL
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要