A 2GHz 2-bit Continuous-Time Delta Sigma ADC with 2GHz chopper achieving 12nV/sqrt(Hz) 1/f noise at 153kHz and -104.7dBc THD in 30MHz BW

P. Cenci,Hans Brekelmans,Shagun Bajoria, M. Ganzerli, B. Burdiek, R. J. Rutten,Yihan Gao,Muhammed Bolatkale, P. Swinkels,Lucien J. Breems

ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)（2022）

引用 0|浏览0

暂无评分

摘要

This paper presents a 2GHz 2-bit continuous-time Delta Sigma ADC employing a 2GHz chopper to achieve low 1/f noise while maintaining high spectral purity over a 30MHz bandwidth. The proposed ADC achieves 12n V/(sqrt(Hz)) noise density at 153kHz, 78.5dB SNDR, -104.7dBc THD and better than 122dBFS SFDR (excluding HDx) in 30MHz BW. It is fabricated in a 28nm CMOS process consuming 61.4mW.

查看译文

关键词

2ghz,30mhz bw,sigma,continuous-time

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要