Design of Sample-Hold Circuit with SFDR over 90 Db for High Speed ADC
Lecture Notes in Electrical Engineering Signal and Information Processing, Networking and Computers（2020）
Key words
Sample-hold circuit,Gain-boosted OTA,Pipelined ADC
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined