Nanosheet-based Device Architectures with Front/Backside Connectivity: Opportunities for S/D Engineering to Enable Advanced CMOS Logic Scaling
International Workshop on Junction Technology（2023）
Key words
CMOS Scaling,High-Performance Nanoscale Devices,Nanoelectronics
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined