A New, Reconfigurable Circuit Offering Functionality of AND and OR Logic Gates for Use in Algorithms Implemented in Hardware

Tomasz Talaśka,Rafał Długosz,Tatjana Nikolić, Goran Nikolić, Tomasz Stefanśki, Michał Długosz, Michał Talaśka

2023 IEEE 33rd International Conference on Microelectronics (MIEL)(2023)

引用 0|浏览4
暂无评分
摘要
The paper presents a programmable (using a 1-bit signal) digital gate that can operate in one of two OR or AND modes. A circuit of this type can also be implemented using conventional logic gates. However, in the case of the proposed circuit, compared to conventional solutions, the advantage is a much smaller number of transistors necessary for its implementation. Circuit is also much faster than its conventional counterpart. The logic gate was implemented in the 180nm CMOS technology and verified using Hspice simulations. There are many possible applications for this gate, mostly in artificial intelligence and pattern recognition algorithms implemented at the transistor level.
更多
查看译文
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要