Continuous-Time Pipelined ADC: A Breed of Continuous-Time ADCs for Wideband Data Conversion

IEEE Open Journal of the Solid-State Circuits Society(2023)

引用 0|浏览0
暂无评分
摘要
The continuous-time (CT) pipelined analog-to-digital converter (ADC) is an emerging ADC architecture suitable for wide- bandwidth (BW) digitization in fully integrated receiver applications. It inherits the integration-friendly features of CT $\Delta \Sigma $ ADCs, such as inherent anti-aliasing, while achieving the wide- BW operation originating from discrete-time (DT) pipelined ADCs. In this review article, we introduce a gain-centric ADC model and apply the key criteria derived from the model to transform a DT pipelined ADC into a CT pipelined ADC. We then discuss the design considerations and essential building blocks of the CT pipelined ADC. Finally, we examine several implementations of this architecture with their highlights and challenges.
更多
查看译文
关键词
adc,conversion,continuous-time,continuous-time
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要