Isolated JFET Design and Performance Analyze by Experiment Based on Standard 0.18µm BCD Platform
2023 35th International Symposium on Power Semiconductor Devices and ICs (ISPSD)(2023)
摘要
This study investigates design of two kinds of JFET by experiment based on a standard 0.18µm BCD platform, satisfying the 60V on-state application. Meanwhile a range of pinch-off voltage (VP) from -IV to −6V is achieved and off-state breakdown voltage (BVoFF) reaches 107V even extending to 117V. By utilizing the P-type buried layer (PBL), maximum output current fabricated realizes 1.45mA without sacrificing BVoFF and VP. What's more, drain induced barrier lowering (DIBL) effect is analyzed with different applied voltages. Considering yield, BV OFF and V p of both structures are measured from different dies to illustrate its stability of layout design.
更多查看译文
关键词
JFET,standard BCD platform,pinch-off voltage,DIBL,process fluctuation
AI 理解论文
溯源树
样例
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要