NPN SiGe Hetero Junction Transistor Latch-Up Memory Selector

IEEE Electron Device Letters(2023)

引用 1|浏览24
暂无评分
摘要
NPN latch-up memory selector devices featuring SiGe hetero-junctions are fabricated and measured electrically. 25% Ge is introduced into the floating base layer by epitaxy. The performance of this device is compared against an implanted Si stack. It is observed that the addition of 25% Ge in the floating base layer of these latch-up selector devices boosts the non-linearity by more than $\times {100}$ and enables abrupt latch-up below 2V. TCAD simulations comparing drift-diffusion and hydro-dynamic models are used to validate our understanding of the device.
更多
查看译文
关键词
Selector,SiGe,NPN,HBT
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要