Subtractive Ru Interconnect Enabled by Novel Patterning Solution for EUV Double Patterning and TopVia with Embedded Airgap Integration for Post Cu Interconnect Scaling

C. Penny, K. Motoyama, S. Ghosh, T. Bae,N. Lanzillo, S. Sieg,C. Park, L. Zou, H. Lee, D. Metzler, J. Lee, S. Cho, M. Shoudy,S. Nguyen,A. Simon,K. Park,L. Clevenger,B. Anderson, C. Child,T. Yamashita, J. Arnold, T. Wu,T. Spooner,K. Choi, K-I. Seo,D. Guo

2022 International Electron Devices Meeting (IEDM)(2022)

引用 1|浏览32
暂无评分
摘要
Fully subtractive TopVia Ru interconnects with embedded airgap have been demonstrated through spacer assisted litho-etch litho-etch (SALELE) patterning, which utilizes a novel spacer pull process to enable a wider design space than alternative spacer-is-metal (SADP-SIM) patterning approaches. Utilizing this approach, we have demonstrated good pattern fidelity and electrical yield for structures with minimum pitch at 18nm. Furthermore, we propose a novel “TopVia” structure, where the metallization for the via is performed together with the metallization for the line below, combined with an integrated airgap. The TopVia integration scheme enables a barrier-less/liner-less via structure leading to maximum conductor volume, with greatly reduced liner thickness at the via contact. Simulation results support significant reductions in both via resistance and capacitance can be achieved by replacing conventional Cu interconnects with Ru TopVia interconnects with airgaps. We believe the combination of a SALELE with spacer pull process and top-via with embedded airgap integration is one of the most promising integration schemes to enable a Ru conductor in future technology nodes.
更多
查看译文
关键词
subtractive ru interconnect,post cu interconnect scaling,euv double patterning,embedded airgap integration,novel patterning solution
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要