DFT Architecture for Click-Based Bundled-Data Asynchronous Circuits
2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)(2022)
摘要
Event-driven asynchronous circuits are gaining attention because of their low power consumption and robustness. Among asynchronous circuits, the Bundled data (BD) circuit used by Loihi has attracted attention because it can obtain a similar area as a synchronous circuit. Click circuit is a mainstream BD circuit, but due to the lack of DFT (Design For Test) architecture, the Click-based asynchronous circuit cannot be widely used. This paper proposes a DFT architecture suitable for BD circuits, which can be accomplished using traditional EDA tools rather than developing new ones. This paper verifies the proposed DFT architecture on a five-stage pipeline processor based on the RISC-V instruction set. The result is 99.62% coverage for stuck-at faults, 1.8398% area overhead, and 6.2259% power overhead.
更多查看译文
关键词
Asynchronous circuit,Bundled-data circuit,Click,DFT (Design For Test),Test coverage,Traditional EDA
AI 理解论文
溯源树
样例
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要