Energy efficient HPC network topologies with on/off links
Future Generation Computer Systems(2023)
Abstract
Energy efficiency is a must in today HPC systems. To achieve this goal, a holistic design based on the use of power-aware components should be performed. One of the key components of an HPC system is the high-speed interconnect. In this paper, we compare and evaluate several design options for the interconnection network of an HPC system, including torus, fat-trees and dragonflies. State of the art low power modes are also used in the interconnection networks. The paper does not only consider energy efficiency at the interconnection network level but also at the system as a whole.
MoreTranslated text
Key words
Interconnection networks,Energy and performance evaluation,Energy consumption,Power consumption,Topology configuration,n-dimensional torus,Fat-tree,Dragonfly
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined