Design of H.264 Decoder Based on Configurable DSPs

Video Engineering(2009)

Cited 0|Views0
No score
Abstract
In this paper,we introduce a DSP subsystem firstly,which has three configurable processors.After going deep in H.264 standard,we set a decoding plan that makes 3 processors can work in pipeline,which can decode video stream in a maximum speed.
More
Translated text
Key words
configurable dsps
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined