Virtual Intermediate Bus CPU Voltage Regulator

IEEE Transactions on Power Electronics(2022)

引用 40|浏览12
暂无评分
摘要
This article presents a merged two-stage 48-V-to-1-V point-of-load (PoL) architecture with a 24-V virtual intermediate bus (VIB) for CPU voltage regulator applications. The VIB-PoL architecture includes two power conversion stages linked by a 24-V VIB with a significant voltage ripple. The first stage is a 2:1 interleaved charge pump, which converts 48 to 24 V. The second stage comprises multiple ...
更多
查看译文
关键词
Switches,Voltage control,Charge pumps,Capacitors,Computer architecture,Stress,Regulators
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要