A Comparator Speed Enhancement Technique for Near- and Sub-Threshold ADCs

2021 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS)(2021)

引用 0|浏览3
暂无评分
摘要
This paper presents a comparator speed enhancement technique for successive approximation register (SAR) analog-to-digital converter (ADC) under near- and sub-threshold supply voltages. The proposed delayed cross-coupling comparator effectively improves the speed of the comparator while maintaining a good noise performance. This work has been proved by a 350mV 8bit 12MS/s SAR ADC designed in a 65n...
更多
查看译文
关键词
Semiconductor device modeling,Power demand,Simulation,Conferences,CMOS technology,Registers,Integrated circuit modeling
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要