Improving Phased Transactional Memory via Commit Throughput and Capacity Estimation

Catalina Munoz Morales,Bruno Honorio,Alexandro Baldassin,Guido Araujo

2021 IEEE 33rd International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)（2021）

引用 2|浏览1

暂无评分

摘要

Transactional Memory (TM) is a programming abstraction that aims to ease parallel programming in shared-memory architectures. Both Hardware (HTM) and Software Transactional Memory (STM) implementations have been extensively studied in the literature. Modern approaches seek to combine both HTM and STM to better exploit performance. In particular, Phased TMs (PhTMs) systems execute transactions in p...

查看译文

关键词

Hardware Transactional Memory,Software Transactional Memory,shared memory

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要