Algorithm Level Error Detection in Low Voltage Systolic Array

semanticscholar（2021）

引用 0|浏览0

暂无评分

摘要

An energy efficient architecture for TPUs that is based on reduced voltage operation. The errors are captured and corrected by utilizing ABFT and hence aggressive voltage scaling is made possible.

查看译文

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要