An Analytical Model of Read-Disturb Failure Time in a Post-Cycling Resistive Switching Memory
IEEE Transactions on Device and Materials Reliability(2021)
Abstract
We characterize SET/RESET cycling effects on read-disturb failure time in the low resistance state (LRS) of a hafnium-oxide resistive memory cell. We find that the read-disturb failure time degrades by orders of magnitude after SET/RESET cycling. An analytical LRS read-disturb failure time model including cycling induced trap generation rate and its influence on read-disturb characteristics is dev...
MoreTranslated text
Key words
Degradation,Voltage measurement,Stress,Switches,Analytical models,Time measurement,Reactive power
AI Read Science
Must-Reading Tree
Example
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined