System-Level Benchmarking of Chiplet-based IMC Architectures for Deep Neural Network Acceleration

2021 IEEE 14th International Conference on ASIC (ASICON)(2021)

引用 1|浏览4
暂无评分
摘要
In-memory computing (IMC) on a large monolithic chip for deep learning faces area, yield, and fabrication cost challenges due to the ever-increasing model sizes. 2.5D or chiplet-based architectures integrate multiple small chiplets to form a large computing system, presenting a feasible solution to accelerate large deep learning models. In this work, we present a novel benchmarking tool, SIAM, to ...
更多
查看译文
关键词
Deep learning,Performance evaluation,Computational modeling,Random access memory,Computer architecture,Network-on-chip,Benchmark testing
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要