A 100MHz, 5.6pJ EPT, 1V to 15V full swing level shifter using low voltage transistors

Vikas Rana, Arpit Vijayvergia

Analog Integrated Circuits and Signal Processing(2021)

引用 0|浏览0
暂无评分
摘要
This paper presents a fast and power-efficient high voltage level shifter architecture capable of converting low level of input voltages into extremely high output voltage levels. The presented architecture uses single type of PMOS and NMOS transistors, operated at three times the safe operating area limit of transistors. The circuit is designed to take an input signal of 1V/0 and provides multiple output signals varying between 15, 10 and 5V/0 under the specified load condition. Circuit is designed and implemented in 110nm-BCD technology using 5V capable transistors. Post-layout simulation results demonstrate a total Energy Per Transition of 5.6pJ, a static current consumption of 180pA, and a propagation delay of 2nS for an input frequency of 100MHz.
更多
查看译文
关键词
Level shifter,High voltage,Stress relaxed,Multiple output high voltage,Clock level shifter,Static voltage shifter
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要