A 0.33v/-40 Degrees C Process/Temperature Closed-Loop Compensation Soc Embedding All-Digital Clock Multiplier And Dc-Dc Converter Exploiting Fdsoi 28nm Back-Gate Biasing
2015 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC)（2015）
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要