谷歌浏览器插件
订阅小程序
在清言上使用

Implementation of IEEE 754 Compliant Single Precision Floating-Point Adder Unit Supporting Denormal Inputs on Xilinx FPGA

2017 IEEE International Conference on Power, Control, Signals and Instrumentation Engineering (ICPCSI)(2017)

引用 8|浏览4
关键词
FPGA,IEEE 754,Floating-Point,single precision,Reconfigurable Computing
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要