A Cost-Efficient High-Speed VLSI Architecture for Spiking Convolutional Neural Network Inference Using Time-Step Binary Spike Maps
Sensors(2021)
Key words
neuromorphic computing,spiking convolutional neural networks,SNN hardware,VLSI implementation,pixel stream processing
AI Read Science
Must-Reading Tree
Example

Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined