A Compact 8-bit, 8 GS/s 8×TI SAR ADC in 16nm with 45dB SNDR and 5 GHz ERBW

Ewout Martens,Davide Dermit,Mithlesh Shrivas, Shun Nagata,Jan Craninckx

2021 Symposium on VLSI Circuits（2021）

引用 2|浏览7

暂无评分

摘要

We present a time-interleaved (TI) SAR ADC with 8 channels realizing 8-bit conversion at 1 GS/s each. SNDR is 45 dB at low frequency with an ERBW of 5 GHz limited by sampler distortion. Conventional SAR conversion at high speed with minimum degradation is achieved by leveraging techniques such as early quantization, minimum delay logic, DAC redundancy and gain and offset compensation via the DAC. At 8 GS/s the ADC consumes 26 mW resulting in an efficiency of 30 fJ/conv.-step.

查看译文

关键词

TI SAR ADC,SNDR,ERBW,time-interleaved successive-approximation-register analog-to-digital converter,conventional SAR conversion,quantization,minimum delay logic,DAC redundancy,offset compensation,size 16.0 nm,noise figure 45.0 dB,frequency 5.0 GHz,power 26.0 mW,word length 8 bit

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要