Reference Voltage Buffer for Hybrid RC-DAC SAR ADCs in 130 Nm CMOS Process

Umanath Kamath,Lorenzo Rota,Aldo Pena-Perez,Bojan Markovic,Aseem Gupta,Camillo Tamma,Angelo Dragone

2021 IEEE International Symposium on Circuits and Systems (ISCAS)（2021）

Cited 2|Views18

Key words

hybrid RC-DAC SAR ADC,8MSPS SAR ADC,RVB implementation,SAR ADC architectures,successive approximation register ADC,reference voltage buffer,CMOS process,current 760.0 muA,voltage 87.0 muV,size 130.0 nm,voltage 1.2 V

AI Read Science

Must-Reading Tree

Example

Generate MRT to find the research sequence of this paper

Chat Paper

Summary is being generated by the instructions you defined