A 92-μW/Gbps Self-Biased SLVS Receiver for MIPI D-PHY Applications

IEEE Transactions on Circuits and Systems II: Express Briefs（2021）

引用 1|浏览3

暂无评分

摘要

This brief introduces a self-biased Scalable Low-Voltage Signaling (SLVS) receiver circuit in order to minimize the power dissipation on D-PHY layer of the Mobile Industry Processor Interface (MIPI). This design does not require any static bias circuitry. It can also support an input common-mode voltage of the receiver as low as 50 mV. This allows D-PHY transmitter to use lower common-mode voltage...

查看译文

关键词

Receivers,Transmitters,Transistors,Standards,Power demand,Impedance,Gain

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要