Active Silicon Chiplet-Based Interposer for Exascale High Performance Computing
2021 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA)（2021）
Abstract
With the era of massive multi-core architecture targeting cloud computing for exascale high performance computing (HPC) and big data applications, large scale multi-core are made possible thanks to advanced 3D integration technologies. This paper presents an innovative concept of active silicon interposer with stacked chiplets, with the objective of maintaining overall power consumption budget, in...
MoreTranslated text
Key words
interposer,high performance computing,silicon,high performance,chiplet-based
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined