Design of FPGA-Implemented Reed-Solomon Erasure Code (RS-EC) Decoders With Fault Detection and Location on User Memory

Zhen Gao,Lingling Zhang,Yinghao Cheng,Kangkang Guo,Anees Ullah,Pedro Reviriego

IEEE Transactions on Very Large Scale Integration (VLSI) Systems（2021）

引用 5|浏览7

暂无评分

摘要

Reed–Solomon erasure codes (RS-ECs) are widely used in packet communication and storage systems to recover erasures. When the RS-EC decoder is implemented on a field-programmable gate array (FPGA) in a space platform, it will suffer single-event upsets (SEUs) that can cause failures. In this article, the reliability of an RS-EC decoder implemented on an FPGA when there are errors in the user memor...

查看译文

关键词

Decoding,Reliability,Fault detection,Matrix decomposition,Generators,Field programmable gate arrays,Logic gates

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要