A digital phase‐based on‐fly offset compensation method for decision feedback equalisers
Iet Circuits Devices & Systems(2021)
摘要
A low-complexity method to reduce the offset voltage of dynamic comparators employed as samplers in decision feedback equalisers (DFE) is introduced. The authors propose the phase-domain offset reduction technique (PORT), which leverages an all-digital phase estimation of output data for offset compensation, without setting the comparator input to a common-mode voltage (V-CM). While traditional techniques might break the data link for offset adjustment, the proposed technique allows calibrating the comparator on-the-fly. Measurements from a 26-dB-loss on-chip emulated channel with chip-scope capability validates PORT through eye-diagrams at sampler input. A prototype was implemented in a TSMC 130 nm 1.2 V process, and experimental results show the possibility of extending PORT to state-of-the-art technology nodes for multi-gigabit operation.
更多查看译文
关键词
calibration,comparators (circuits),decision feedback equalisers,phase estimation
AI 理解论文
溯源树
样例
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要