Multi-Threaded control of NAND Flash memory array

2021 IEEE Workshop on Microelectronics and Electron Devices (WMED)(2021)

引用 1|浏览0
暂无评分
摘要
Flash memory devices operations like read, program and erase are performed by sequences called “algorithms”. An algorithm is mainly composed of phases where accurate voltages are computed and applied to the array cells and phases where data are moved through different latches in data buffers. The fast-increasing complexity of multi-bit NAND memory algorithms made it natural to realize control logi...
更多
查看译文
关键词
Performance evaluation,Three-dimensional displays,Microprocessors,Computer architecture,Market research,Complexity theory,Synchronization
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要