基于Verilog的逻辑分析仪触发电路的设计
BEIJING DIANLI GAODENG ZHUANKE XUEXIAO XUEBAO(2010)
Abstract
分析了逻辑分析仪的工作原理和基本结构,并在此基础上讨论了逻辑分析仪的核心部分一触发电路模块的工作过程和用FPGA(Field Programmable Gate Array即现场可编程门阵列)实现的设计方法.同时给出了触发电路大部分模块的Verilog程序设计及仿真结果.
MoreAI Read Science
Must-Reading Tree
Example
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined