Svpwm Techinque With Reduced Common Mode Voltage For Three-Phase Voltage Source Inverter

2020 THIRTY-FIFTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2020)(2020)

引用 3|浏览4
暂无评分
摘要
The high frequency switching in PWM power inverters causes high frequency common-mode voltage components, inducing electromagnetic interference in communication systems, overvoltage stress in the winding insulation and bearing currents through the machines for drive applications, which, over time, causes damages and premature bearing failures. In this paper is presented a novel SVPWM technique to reduce the high frequencies components in the common-mode voltage for three-phase PWM inverters.
更多
查看译文
关键词
SVPWM, CMV reduction, VSI converter, bearing currents
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要