A 1–3 GHz I/Q Interleaved Direct-Digital RF Modulator As A Driver for A Common-Gate PA in 40 nm CMOS

2020 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)(2020)

引用 7|浏览2
暂无评分
摘要
We present a 1–3 GHz, 2×13-bit I/Q interleaved direct-digital RF modulator (DDRM) realized in 40 nm CMOS technology as a driver for an external common-gate (CG) power amplifier (PA). The proposed digital-intensive quadrature up-converter features a pair of novel current-steering mixing DACs with an additional leakage path to boost the efficiency of the external CG PA. The realized DDRM also employs IQ-interleaving, harmonic rejection, and dynamic biasing to improve its spectral purity, in-band linearity, and system efficiency. The proposed digital up-converter prototype provides standalone more than 19.6 dBm RF peak output power. Without using any digital pre-distortion, it achieves an ACLR of −44.5 dBc and an EVM of −35 dB, when applying an 80 MHz 256 QAM signal at 2.4 GHz.
更多
查看译文
关键词
DDRM,PA driver,RF-DAC,CG PA,IQ-Interleaving,harmonic rejection,dynamic biasing,DPD-free
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要