Verification of back-to-front side alignment

semanticscholar(2012)

引用 1|浏览4
暂无评分
摘要
Leading edge consumer electronic products relentlessly drive demand for enhanced performance and small form factors. This in turn defines manufacturing requirements for all aspects of semiconductor device fabrication. As the cost of front end manufacturing continues to escalate rapidly with each new technology node, semiconductor manufacturing companies are increasing their focus on packaging technology such as silicon interposers with through silicon vias (TSV) to deliver improved performance and reduced form factor. Lithography is one of the critical process steps that affect the final device performance and associated yield for TSV manufacturing. One of the unique lithography requirements is the need for back-to-front side alignment. Obtaining precise metrology for measuring back-to-front side overlay performance is an industry challenge. Unlike front end manufacturing where automated metrology tools are widespread, metrology options are limited for back-to-front side overlay. This paper will discuss a metrology package which has been developed to evaluate and qualify back-tofront overlay performance using the lithography tool itself. The package is unique in its capability to measure any location of the wafer and model the acquired data to provide detailed insight in back-to-front side overlay performance. Silicon test wafers were fabricated over a range of thicknesses to evaluate the stepper self-metrology for backto-front side overlay. The reference layer is defined in a standard damascene copper process and protected with a passivation layer. Next the wafers are flipped, bonded, and thinned to various thicknesses. Wafers were produced with coarse and fine grinds to compare with chemical mechanical polish (CMP) to assess the impact of surface interference on the alignment system of the lithography tool. Experimental back-to-front alignment metrology data is shown as a function of silicon thickness and surface finish using the lithography tool self-metrology. The accuracy of the tool self-metrology is verified independently using external infrared (IR) microscopy.
更多
查看译文
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要