Compiling Loops with Branches on Static-Scheduling CGRA
2021 IEEE 4th International Conference on Computer and Communication Engineering Technology (CCET)(2021)
摘要
Coarse-Grained Reconfigurable Architecture (CGRA) is a promising hardware with high power efficiency, high performance and flexibility. Compiling loops with branch is a challenge to static-scheduling CGRA. Conventional mapping algorithms usually only consider coarse-grained operator placement and coarse-grained data routing. How to route fine-grained data in case of dealing with branches and other...
更多查看译文
关键词
CGRA,reconfigurable architecture,compilation,control-flow,branch,predicate execution
AI 理解论文
溯源树
样例
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要