A 4.8pJ/b 56Gb/s ADC-Based PAM-4 Wireline Receiver Data-Path with Cyclic Prefix in 14nm FinFET

2019 IEEE Asian Solid-State Circuits Conference (A-SSCC)(2019)

引用 5|浏览122
暂无评分
摘要
This work presents an ADC-based receiver (RX) data-path for frame-based PAM-4 modulation with a cyclic prefix (CP). Similar to discrete multi-tone (DMT) modulation, a frame of PAM-4 symbols are protected from the channel delay spread by the CP taps. A PAM-4 frame window including CP taps is viewed as a DMT symbol and is equalized similarly to a DMT signal equalization, based on a discrete-time Fourier transform (DFT) and frequency-domain equalizer (FDE). The RX prototype implemented in 14nm FinFET achieves 56Gb/s data-rate at less than 3e-5 pre-FEC BER over a 19dB loss channel at 14GHz dissipating 270mW including the ADC and the DSP data-path excluding the inverse DFT and the BER checker.
更多
查看译文
关键词
frame-based PAM-4 modulation,PAM-4 symbols,CP taps,PAM-4 frame window,DMT symbol,DMT signal equalization,discrete-time Fourier transform,frequency-domain equalizer,DSP data-path,channel delay spread,FinFET,cyclic prefix,ADC-based PAM-4 wireline receiver data-path,size 14.0 nm,noise figure 19.0 dB,frequency 14.0 GHz,power 270.0 mW,bit rate 56 Gbit/s
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要